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Abstract—Thermal processing steps used during the production
of packaged integrated circuits can lead to severe thermomechan-
ical stresses. In addition, the process of bonding wires to contact
pads can also lead to strain field generation. A feasibility study
using the application of white beam synchrotron x-ray topography
to packaged erasable programmable read-only memory (EPROM)
Si integrated circuits (ICs) has been undertaken in order to pro-
duce maps of the strain fields induced by such processing steps.
This technique provides depth-resolved mapping with spatial res-
olutions currently in the region of 5–10 m throughout the entire
mapping volume. Furthermore, the use of different experimental
geometries allows the user to nondestructively probe the strain
fields present at the wafer surface right through to the back side.
Index Terms—High resolution, nondestructive evaluation,
packaged integrated circuits, strain fields, synchrotron x-ray
topography.
I. INTRODUCTION
CURRENT and future electronic equipment technologiesrequire smaller and thinner packaged integrated circuits
(ICs). These trends toward miniaturization are themselves
imposing ever-tighter constraints in IC packaging, whose rôle
is now considered a vital factor in the development of electronic
system concepts [1]. The process of fabricating a complete
packaged integrated circuit is a complex one, involving the
thermal processing of many materials of differing thermal
expansion coefficients, e.g., moulding compounds, the die
itself, die attach glue and die pad [2], [3]. Mismatches in these
coefficients can lead to the build-up of thermomechanical
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strain. These process-induced stresses can produce cracks in
the packaging and any consequent moisture leakage could
lead to corrosion and eventual IC failure [4]. Another source
of strain fields is due to the bonding of wires to the die itself
[5], [6]. Weak bonds could be detected through a monitoring
of variations in these strain fields, and this could be used to
predict the location of bonds, which may lift off their pads.
Elevated temperature steps used for solder reflow can also
lead to package cracking and subsequent IC failure [7]. Other
studies have shown that device parametric deviations (e.g., sat-
uration drain current, , in NMOS and PMOS transistors)
are attributable to biaxial stresses resulting from the plastic
packaging process [8].
For all of the above, an effective means of nondestructive
analysis is required. Current approaches include
a) finite element modeling (FEM) [9];
b) the positioning of miniature strain gauges especially using
piezoresistive stress sensors [10]–[15];
c) scanning acoustic microscopy, in either C-mode or (scan-
ning laser acoustic microscopy) SLAM-mode [16], [17];
d) using Moiré interferometry [18]–[22];
e) photoelastic techniques [23]–[26].
Each of these techniques possesses considerable merits and
demerits, though naturally they are all useful for soliciting vital
information about the state of strain in IC packages. FEM tech-
niques can provide useful predictive models. On-chip piezore-
sistive stress sensors are useful in the study of thermal cycling
and consequent stress-induced reliability concerns [10]. Such
sensors are often used in a rosette configuration [11]–[13]. In
one study [11] IC cards were subjected to bending and twisting
conditions and stresses of the order of 25–100 MPa were ob-
served under various conditions. However, the chief drawback
is that such sensors are useful mainly for stress analysis near the
surface of the die [12]–[14] and depth resolution of stresses is
not easily achieved [13]. In the case of scanning acoustic mi-
croscopy the resolution is dependent on frequency (typically
10–100MHz) and hence on depth [16], [17]. Moiré interfer-
ometry [18]–[20] and indeed microscopic Moiré interferometry
[22] has been used successfully to provide contour maps of
in-plane displacement fields with high sensitivity and high spa-
tial resolution. For example, the Moiré fringes observed in [18]
corresponded to deformations of the order of 0.4 m, which, for
1521–3331/01$10.00 © 2001 IEEE
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Fig. 1. (a) Schematic details of the grazing incidence diffraction topography (GIDT) geometry, (b) the large area back reflection topography (LA-BRT) geometry,
where two reflections are shown on the film, and (c) the back reflection section topography (BRST) geometry, where the same two reflection as in (b) are shown.
the package structures studied, correspond to observed strains
of the order of 10 . Photoelastic response, and in particular
infrared photoelasticity has been used to provide quantitative
information on the directions and magnitudes of stresses in Si
structures [23], [26]. Resolutions are as great as a few tens of
nanometers [24], [25]; however this technique relies on the in-
terpretation of the presence of interference fringes and does not
allow for a ready visualization of the locations of strain fields
and their distributions.
Synchrotron s-ray topography (SXRT) in the grazing inci-
dence diffraction (GID) or back reflection (BRT) geometries
can address some of the drawbacks of the aforementioned tech-
niques and can be usefully used as a complementary analysis
tool. SXRT is a genuinely nondestructive technique in that the
wafers do not have to be cleaved, and the three-dimensional
(3-D) strain fields right through from wafer top-side to back-side
can be mapped in situ, providing the user with “real” stress eval-
uation for his/her device structures [27], [28]. The user can vary
the depth of penetration through the diffracting Si die and obtain
spatial resolutions in the 5–10 m range.
The strain fields imposed on the silicon by the adjacent IC
packaging materials may be significant enough to be visible via
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Fig. 2. LA-BRT images for a packaged IC (a) 311 reflection [t = 242 m],
(b) 620 reflection [t = 27 m], (c) 822 reflection [t = 62 m], (d) optical
micrograph, and (e) scanning acoustic microscopy image of the same EPROM.
Diffraction vectors ~g are shown for the topographic images.
orientational contrast (see for example pp. 230 et seq. in [28]).
Suppose that the crystal is placed in an x-ray beam of diver-
gence so that the Bragg reflection from a particular set of
lattice planes is obtained for one or more characteristic reflec-
tions. If we then examine the diffracted beam as a function of
position in a perfect parallel-sided crystal, we would expect to
find a uniform field of view in a projection topograph. However,
should the crystal contain an imperfect region, e.g., a strained re-
gion, misorientated with respect to the otherwise perfect crystal,
a contrast between the two regions will be observed if the mis-
orientation exceeds . Since the divergence of synchrotron
beams is extremely low (in this study the vertical beam diver-
gence is 0.06 mrad, which is 10–100 times smaller than typical
angular shifts observed here) then this contrast mechanism can
be activated in many ordinary situations. This implies a limit on
the magnitude of strain, which can be observed, will be of the
order of , or , which is more sensitive than
typical Moiré interferometry, for example. The other contrast
mechanism, extinction contrast, is even more sensitive to strain
(or Si displacement) by up to many orders of magnitude, as dis-
cussed in [28Chapter 8]. Thus at worst, a sensitivity to strains
of magnitude is expected. One drawback should be
noted at this stage—it is very difficult to determine the sign of
TABLE I
BACK REFLECTION TOPOGRAPHY
RELATIVE NUMBER OF X-RAY PHOTONS ABSORBED BY THE RECORDING
FILM (N ) AND X-RAY PENETRATION DEPTH (t ) FOR TOPOGRAPHS
EXAMINED IN THIS STUDY ANY CONTRIBUTION SMALLER THAN 5% IS
CONSIDERED INSIGNIFICANT
“N/S” indicates “not significant”
Shaded area = does not propagate to recording film
the stain fields which produce contrast on the recording films.
More information on the technique is provided in the next sec-
tion.
II. EXPERIMENTAL
SXRT is a nondestructive technique, which can provide de-
tailed information on the defect distribution in crystals. This
imaging technique is based on the difference in reflecting power
between perfect and distorted parts of a crystal. It is also sensi-
tive to strain fields because contrast produced by misorientated
lattice planes is observed in the topographs made with the con-
tinuous spectrum of synchrotron radiation. SXRT is predomi-
nantly used for the study of dislocations, planar defects, stacking
faults, domain walls in ferromagnetic materials, growth defects,
or large precipitates [27]–[29].
The measurements were performed at the Hamburger
Synchrotronstrahlungslabor at the Deutsches Elektronen-Syn-
chrotron (HASYLAB am DESY), Hamburg, Germany, utilizing
the continuous spectrum of synchrotron radiation from the
DORIS III storage ring bending magnet. The ring operates at
positron energies of 4.45 GeV and at typical currents of 80–150
mA. The Bragg pattern of topographs was recorded either
on a Kodak type SR or on a Kodak High-Resolution SO-343
Professional film having an emulsion grain size of about 0.05
m.
Three topography techniques were employed in this study:
1) grazing incidence diffraction topography (GIDT);
2) large area back reflection topography (LA-BRT);
3) back reflection section topography (BRST).
These techniques are illustrated in Fig. 1(a)–(c). In GIDT,
the x-rays impinge on the surface [see Fig. 1(a)] at an angle
(the critical angle for total external reflection) [30].
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By varying and using a judicious choice of reflections one
can examine large areas of the diffracting crystals from depths
of nm to m. In LA-BRT, the x-rays arrive
normal to the crystal surface , i.e., a Bragg geometry
is used [31]. For the BRST experiments, the geometry is similar
to LA-BRT, except that the beam is now collimated to a thin
ribbon whose height is 15–20 m [32]. Reflections recorded on
the film will now contain information on strain, dislocation, etc.
distribution through a thin slice of the crystal near the surface.
The x-ray beam (approximately 4 mm wide) is incident on the
surface at an incidence angle . Bragg reflection occurs and is
described by the familiar Braggs’ Law
(1)
where
interplanar spacing;
wavelength of the diffracted radiation;
Bragg angle;
integer.
Since this is a white beam experiment, the crystal, containing
a variety of lattice planes at fixed spacings , will reflect
out particular wavelengths given by (1), assuming such reflec-
tions are not structure factor forbidden. This pattern of spots
is recorded on the x-ray films and each spot itself is a topo-
graph. Thus the user has simultaneous access to a variety of re-
flections on an individual recording film each corresponding to
a set of diffracting planes, x-ray wavelengths and hence pene-
tration depths. Since the divergence of the beam is small (e.g.,
0.06 mrad full width at half maximum (FWHM) at HASYLAB),
close inspection of these reveal details of the strain fields in the
diffracting silicon.
Varying the wavelength of the diffracted radiation by varying
the angle of incidence allows the user to alter the depth of pene-
tration of the x-rays, thus producing a depth-resolved map of the
strain fields in the packaged Si IC. In this study, various reflec-
tions were used in order to obtain a useful range of penetration
depths.
III. THEORETICAL ANALYSIS
The kinematical approximation of x-ray diffraction is con-
sidered appropriate, and the effective penetration depth of the
x-rays within the contributing volume is determined by this ap-
proach [33]. This kinematical penetration depth, (measured
perpendicular to the surface), at which the intensity of the out-
going reflected beam has dropped to that of the incident
beam due to absorption is given by [33]
(2)
where
wavelength-dependent linear absorption coefficient;
incidence angle;
exit angle;
critical angle of total reflection measured from the
wafer surface.
Fig. 3. BRST images for the same packaged IC a) 311 reflection [t = 242
m], (b) 620 reflection [t = 27 m], and (c) 822 reflection [t = 62 m].
Diffraction vectors ~g are shown. The top surface of the silicon is uppermost in
these images.
Equation (2) is suitable for most cases but fails if .
Since a white beam is used in these experiments, the x-ray
topographs typically consist of overlapping images formed by
several harmonics. From the topographic films one records the
integrated intensity (exposure), rather than the contributing har-
monics. However, the relative intensities of the harmonics in
each topograph can be calculated [27], [31], [33], [34]. The re-
sults of these calculations are shown in Table I for the 311, 620,
and 822 reflections from the (100) surface of silicon used in this
study.
The SXRT analysis was carried out on six 2764 8Kx8
EPROMs. The clear optical opening was removed by submer-
sion of the package in a fuming sulphuric acid solution at a
temperature of 150 C. Care was taken to ensure that the
integrity of the package structure was maintained and that the
metallization on the die was not attacked. An alternative method
is to remove the encapsulation by mechanical means. This was
also attempted, though it often resulted in mechanical damage,
which could be observed in the topographs. Experience has
taught us that chemical removal methods are preferable. This
particular IC was chosen, as there is no moulding layer present
on the chip surface. This is recognized as a drawback in the
80 IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 24, NO. 1, MARCH 2001
TABLE II
GRAZING INCIDENCE DIFFRACTION TOPOGRAPHY
X-RAY PENETRATION DEPTHS (t )
method currently, as x-rays impinging directly on packaging
materials produce a high fluorescence background, which
“washes out” any images obtained.
IV. RESULTS
Qualitative data on the strain fields are obtained as shown in
the large area back reflection topographic maps of Fig. 2(a)–(c).
An optical micrograph of the same region is shown in Fig. 2(d).
Fig. 2(a) is a nominal 311 LA-BRT topograph of the IC with a
nominal m. However, while this reflection is nomi-
nally 311, the fundamental component of radiation (
nm, see Table I) will be severely attenuated through the air on
the way to the film. Hence it is assumed that the largest con-
tribution to this image is from the two most significant har-
monics, i.e., 933 and 12 4 4. For these two cases
m and 242 m, respectively. Any contribution smaller than
5% is considered insignificant and is not included in Table I.
Note also that this image is blurred, possibly due to the relatively
large intermixing of the 933 and 12 4 4 harmonics. The strain
fields near the top surface are visible as the dense circuitry due
to the strains imposed on this region by the circuit overlayers.
Note also that there is a distinct variation in background con-
trast, varying from white (neighborhood of arrows A) to black
(neighborhood of arrow B). This contrast is presumably due to
the varying strain field within the entire Si substrate due to the
packaging process, e.g., die adhesive nonuniformities, warpage
of the die, etc. The penetration depth attributed to the 12 4 4
harmonic is large enough to visualise strain fields through to
the backside of this wafer. In addition, one can also clearly dis-
cern the strain fields due to the bonding, as regions of enhanced
contrast (black) directly under the wire bonds, e.g., see arrow C.
For comparison an optical micrograph and a scanning acoustic
microscopy (SAM) image of the same IC are shown in Fig. 2(d)
and (e), respectively. The dotted box in Fig. 2(e) indicates the
region imaged using SXRT. The white areas are voided areas of
die attach and account for approximately 20% of the overall die
area. Within the region examined by SXRT strain fields due to
this voiding and other strain contributions are easily seen, yet
the resolution is ca. two orders of magnitude better than in the
SAM image.
In Fig. 2(b) m for this 620 LA-BRT, and all
harmonic contributions are well below 5%. In this case a
smaller volume of silicon is contributing to the image and we
can now examine the presence of strain fields to a much smaller
depth. The circuitry strain fields are easily seen and so also are
the bonding strain fields. However, the longer-range strain field
variation appears to be absent from this topograph. A careful
inspection of the family of topographs revealed this to
be the case in all their occurrences. Therefore it appears that
these longer-range strain fields are either below the threshold
of resolution ( for the F-1 topography beamline
at HASYLAB since the beam divergence is 0.06 mrad) at
depths approaching 27 m, or indeed are at depths within the
crystal of m. The latter is the most probable situation,
as the most likely source of strain nonuniformity is at the back
side of the silicon at the die-adhesive interface.
Fig. 2(c) is an 822 LA-BRT for the same sample wherein
m. The circuit and bonding strain fields are still visible.
However, there is now strong contrast from a slowly varying
strain field similar in nature to those of Fig. 2(a). In this case the
contrast is stronger and the respective positions of the white and
black regions are altered (see, e.g., Arrows A and B), since this
image is more sensitive to strain variations at angles 14 away
from the 620 direction (i.e., 822). Once again it is probable that
the slowly varying black-and-white contrast of Fig. 2(c) is due
to strains which exist at depths between 27 m and 62 m, since
this phenomenon was not observed for the 620 reflection and is
most likely obscured by the strain fields on the back side of the
wafer in the 311 LA-BRT.
Three BRSTs are shown in Fig. 3(a)–(c). These are the BRST
images for the 311 ( m), 620 ( m) and
822 ( m) reflections, respectively. The 311 BRST
of Fig. 3(a) exhibits reasonably uniform resolution of details
throughout the entire depth of the wafer. This is to be expected
since the 12 4 4 harmonic contributes significantly for up to
242 m, which is approximately equal to the sample thickness
( 250 m). Circuit strain imparted to the underlying Si is seen
on the upper surface. Note also that there are looped strain struc-
tures emanating from the backside of the wafer, which are pre-
sumably due to backside adhesion problems (Arrows P). Much
less detail is seen in the 620 BRST of Fig. 3(b), since the pen-
etration depth is much smaller (27 m) and this upper region
is overexposed. Note also that one can still see strain images
throughout the entire depth of the sample. This apparent contra-
diction is easily explained. The kinematical penetration depth
is defined as the depth at which the intensity of the reflected
beam has dropped to that of the incident beam due to ab-
sorption [33], [34]. The 12 4 0 harmonic represents a signif-
icant contribution of overall intensity (7.3%, Table I) because
the upper region is overexposed, and has an attributed
m. This harmonic will contribute to imaging deeper layers of
the sample and this is readily apparent on this image. However,
for the 822 BRST of Fig. 3(c) only the fundamental component
contributes and m. Thus, the majority of x-ray energy
is deposited in this 60–100 m upper region and excellent de-
tail of the strain fields due to the overlying circuitry is visible.
In this case, the backside of the wafer is barely visible, since no
other harmonic contributes significantly and little of the x-ray
energy reaches that region. It is worth noting that the BRSTs of
Fig. 3(a)–(c) are similar to the transmission section topographs
of similar silicon wafers with integrated circuits reported in [35].
In [35] the strain field contrast was compared with the calcu-
lated map of radial strain field near and below an oxide edge.
The topographic image can be explained qualitatively with the
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Fig. 4. GIDT images for various incidence angles: (a)  = 4:5 [t = 86
m] and (b)  = 0:6 [t = 38 m]. Diffraction vectors ~g are shown.
aid of an orientational contrast resulting from misorientated lat-
tice planes.
GIDT topography was also carried out on these samples and
penetration depths are given in Table II. The incidence angle
was relatively large ( and ) in order to avoid hitting
the lip on the package and thus provide incident x-rays on the
silicon itself. Typical topographs are shown in Fig. 4(a)–(b). One
of the sources of observed strain is revealed in Fig. 4(a). The
geometry allows one to see the front edge of the chip in addition
to surface circuitry and bond strains. A slowly varying strain
field is also seen and the contrast is particularly strong close to
arrow D. There is a local warpage of the chip at this location.
This straightforward correlation between die warpage and strain
fields is only possible using SXRT.
In the low angle GIDT of Fig. 4(b) the strain
fields due to the adhesive, circuitry and bonding have almost
disappeared (though some circuit detail is still present, parallel
to lines E), leaving a mottled diffraction image. One thing is
clear—only the silicon can diffract the x-rays and the image is
still visible, implying that the x-rays have accessed the near sur-
face region. However, it is possible that severe scattering in the
protective oxide layer on the chip surface is dispersing the low
angle incident and diffracted photons. Since Bragg reflections
are observed it is also clear that total external reflection has not
occurred at the dielectric protection (e.g., the critical angle for
13 keV x-rays on SiO is , and for this experiment
!). The ensuing image reveals that there are many
strain inhomogeneities in the dielectric cap, though a more pre-
cise interpretation of the image is difficult.
Fig. 5(a) and (b) show two 620 BRTs, where particular at-
tention is paid to the strain fields directly under two wedge
bonds. These are enlargements of Fig. 2(b). The strain fields
under these bonds differ dramatically from each other (see ar-
Fig. 5. 620 LA-BRT images [t = 27 m]—strain fields under two wedge
bonds (a) and (b). Enlargement of the bonds seen in Fig. 2(b).
rows A and B). The strain field in the Si under the bond pad, indi-
cated by arrow A, runs in a line along the wedge bond. However,
the strain field, indicated by arrow B, is spherically distributed
under the bond. The strain fields due to the wedge bonding result
in a localized enhancement of x-ray intensity directly under the
metal bonds and thus are not attributable to stresses arising from
the curing of the die attach materials or other process-induced
stresses. Note also the defect generation in the silicon directly
under the bonding pads themselves.
V. CONCLUSION
Synchrotron x-ray Topography is an extremely adaptable
quality evaluation tool for semiconductor IC process devel-
opment. In this study, SXRT has been used in large area
and section back reflection and grazing incidence modes to
provide depth-resolved diffraction images of strain fields in
simple packaged integrated circuits. Details including backside
adhesive strain, bonding strain, circuit overlayer strain and
dielectric cap strain fields have been observed. Many problems
remain and these include improved incidence angle control,
a reduction of fluorescence background radiation due to the
package moulding compounds, and a comparison with device
performance and yield. The possibility of using these tech-
niques as process evaluation tools has been established, and
in the future could be used as a comparative tool or screening
technique. It is reasonable to assume, however, that fabrication
facilities will not be in a position to establish synchrotron
sources to provide such screening, and as such, SXRT is more
suited to process research and development.
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